Click here to return to the VHDL Reference Guide. (last edit: 24. september 2012)

Group

A group is a named collection of items. A group template defines the kind of items that can appear in a group (analogous to the type of a data object). Groups have no meaning for simulation, but (like attributes) can be used to pass information to downstream tools (e.g. synthesis).

Syntax

  group TemplateName is (Class, ...);
  Class = {either} label signal function group {etc} [<>]

  group GroupName: TemplateName (Name, ...);
    

Where

See Declaration

Rules

Class <> allows a list of items at that point in the group, and must be the last item in the group template.

Example

  architecture RTL of Ent is
    group Operations is (function, label <>);
    group Adders: Operations ("+", A1, A2, A3);
  begin
    A1: X <= A + B;
    A2: Y <= C + D;
    A3: Z <= E + F;
  end RTL;
    

See Also

Attribute